On textured n-type silicon substrates for solar cell manufacturing, the relation between light trapping behavior, structural imperfections, energetic distribution of interface state densities and interface recombination losses were investigated by applying surface sensitive techniques. The field-modulated surface photovoltage (SPV), in-situ photoluminescence (PL) measurements, total hemispherical UV-NIR-reflectance measurements and electron microscopy (SEM) were employed to yield detailed information on the influence of wet-chemical treatments on preparation induced micro-roughness and electronic properties of polished and textured silicon substrates. It was shown that isotropic as well as anisotropic etching of light trapping structures result in high surface micro-roughness and density of interface states. Removing damaged surface layers in the nm range by wet-chemical treatments, the density of these states and the related interface recombination loss can be reduced. In-situ PL measurements were applied to optimise HF-treatment times aimed at undamaged, oxide-free and hydrogen-terminated substrate surfaces as starting material for subsequent solar cell preparations. 73.20.At; 73.50.Pz; 81.65.Cf; 81.65 
Introduction
Most of the technological applications of silicon (Si) in semiconductor device manufacturing are based on the specific interface properties of this material. Silicon dioxide (SiO 2 ), which can be prepared on Si surfaces by simple oxidation methods, is characterised by high chemi-cal and electrical stability. The dominance of crystalline silicon in photovoltaic applications-in nearly 90% of the worldwide solar cell production is based on multi-and mono-crystalline substrates, that can be ascribed partly to the knowledge about this material, which has been accumulated in recent years in microelectronics technology. Decisive preconditions to the development of economically attractive solar cells are the reduction of material consumption, the simplification of technological processes and further improvements of the energy conversion efficiency. As a result of rapid advances in silicon solar cell manufacturing, various solar cell concepts using thin film-technologies for saving material have been devel-oped. For the amorphous/crystalline silicon (a-Si:H/c-Si) hetero-junction, an inherent advantage, as compared to conventional diffused p/n-junctions is the possibility to choose materials, layer thicknesses, and dopant concentrations for their construction which are best suited for a-Si:H(n, p)/c-Si (n, p) hetero-junction solar cells. In thin film structures however, the interfaces take up a greater part of the solar cell concerned and interface defects, resulting in rechargeable interface states that become increasingly more critical. The development of efficient light trapping structures and minimization of interface recombination losses become a key issue for further development of silicon solar cells technologies. Increasing attention has also therefore been focused on the in-situ monitoring and control of surface morphology and surface electronic properties during wet-chemical pre-cleaning treatmentscarried out before preparation of thin oxides, a-Si:H/c-Si hetero-junctions, passivation layers and contacts [1, 2] . This paper reports on combined monitoring of morphological, optical and electronic interface properties on silicon substrates with textured surfaces obtained by conventional and newly developed wet-chemical procedures.
The relation between light trapping behaviour, structural imperfections at silicon surfaces, and interface state density has been investigated by a combination of nondestructive, surface sensitive techniques, total hemispherical UV-NIR-reflectance measurements, spectroscopic ellipsometry (SE), surface photovoltage (SPV) and photoluminescence (PL) measurements, carried out repeatedly in-situ and ex-situ during wet-chemical preparation steps.
Experimental

In-situ and ex-situ surface characterisation
The sensitivity of most of the defect-specific spectroscopies is not sufficient to detect the small number of interface defects which influence the electronic interface properties on silicon substrates. Using a surface sensitive electrical method, the large-signal field-modulated surface photovoltage (SPV) technique was applied here to determine the energetic distribution of interface states D (E). This SPV technique has the general advantage that the measurements can be carried out without any contact preparation, using a mica foil dielectric spacer. A laser diode (902 nm, 150 ns pulse length) was used as a light source. A series of photovoltage pulses was measured with different field voltages between transparent electrode and wafer. The duration of a field voltage pulse was 100 ms followed by an inverted but otherwise identical pulse in order to minimize effects of hysteresis, via discharging of charged states. The photovoltage pulses were recorded with a transient recorder (resolution time 5 ns). The insulator capacity C was measured externally by a capacitance bridge. The set-up employed for SPV measurements as well as the determination of the energetic distribution of interface states were recently described in [3] .
Additionally, pulsed photoluminescence (PL) was applied to inspect the surface passivation by changes in the bandband related PL of Si due to quenching of the PL by surface defects as described in Refs. [2, 4] . A dye-laser with an excitation wavelength of 500 nm, pulse width of 6 ns and pulse energy of about 60 µJ was used for PL at an angle of about 30°of incidence to surface normal. In-situ PL measurements were used for monitoring the surface recombination properties during wet-chemical etching [2, 5] .
Surface micro-roughness and oxide thickness in the atomic scale were determined by ex situ spectroscopic ellipsometer UV-VIS-spectroscopic ellipsometry (SE) using a J.A.Woollam Co. VASE [6] . The hemispherical UV-NIRreflectance measurements were performed using a doublebeam spectro-photometer (Perkin-Elmer) with an integrating sphere [7] . The scanning electrode microscopy investigations (SEM) were carried out using a HITACHI S-4100 scanning electron microscope with a cold field emission cathode.
Wet-chemical substrate texturization and pre-treatment
Using n-and p-type Si(100) Wafer (2-5 Ω cm, doped by P and B, respectively), two types of substrates with (a) as cut and (b) polished surfaces were treated first to remove saw-damage and / or to obtain the light trapping textures followed by wet-chemical oxidation and etching treatments to reduce the preparation-induced microscopic surface roughness in the mono-layer range. Different surface textures were obtained (1) by anisotropic etching in an alkaline potassium hydroxide / isopropyl alcohol (KOH/IPA) solution at 80°C, (2) using an isotropic texture etch (TE) transferred from the wafer thinning technology [8] .
In micro-electronic device manufacturing, most of the silicon substrate surface cleaning processes have so far generally been carried out based on the standard cleaning process of the Radio Corporation of America (RCA process) [9] . The two-step wet-cleaning process is mainly based on the mixing of H [10] , and (iii) a special hydrogen-termination process, consisting of a modified RCA process followed by a wet-chemical oxidation process and optimised final oxide removal (HT) [11] . The native and wet-chemical oxides were removed using diluted HF (1%) solution for different treatment times (60 -600 s) and NH 4 F (48%) [12] . To compare the etching behaviours of polished Si(100) substrates and textured substrates with Si(111) facets on randomly distributed pyramids, in the same procedures also polished Si(111) substrates were treated. a1) as cut, × 10.000 b1) lapped × 10.000 c1) anisotropic etch × 10.000 d1) isotropic etch × 10.000 a2) as cut, × 30.000 b2) polished, × 30.000 c2) anisotropic etch × 30.000 d2) isotropic etch, × 30.000 Figure 1 . SEM micrographs, (tilted by 30°) of Si(100) substrates (a1,2) as cut, (b1) lapped, (b2) polished, and after applying texturization (c1,2), anisotropic standard alkaline etchant KOH / IPA and (d1,2) isotropic texture etch technology [8] . (100) substrates (tilted by 30°) obtained on as cut (Fig. 1a) , lapped ( Fig. 1b1) , polished ( Fig. 1b2 ) surfaces, and after texturization applying standard alkaline etchant KOH / IPA (Fig. 1c) , and isotropic texture etch ( Fig. 1d ) [8] .
Results and discussion
Surface morphology and optical reflectance on isotropic and anisotropic etched substrates
In solar cell manufacturing, wet-chemical etching procedures applying alkaline or acidic solutions are preferred to remove saw-damage -shown in (Fig. 1a) -from the ascut wafers in order to avoid expensive and time consuming lapping ( Fig. 1b1 ) and polishing processes (Fig. 1b2) . Additionally different texturization schemes of silicon substrates are utilised in high efficiency solar cells to enhance anti-reflection properties through multiple bounce incidence of light at the front surface, the path length for absorption and internal reflection at the back surface. Randomly distributed pyramids, prepared by an-isotropic etching in alkaline solutions (Fig. 1c) , based on sodium-(NaOH) or potassium hydroxide (KOH), are utilised to optimise the light trapping properties in mono-crystalline Si(100) substrates [13] . Alkaline etching solution requires a substantial amount of energy to keep the etch baths at the required temperature. Another issue is the limited solubility of the reaction product potassium fluorosilicate (K 2 SiF 6 ), which can be a limiting factor in bath lifetime and throughput [8] .
In order to reduce chemical consumption, acidic solutions are employed that are based on hydrofluoric acid and nitric acid for simultaneous saw-damage removal and sur- (2) and of as cut substrate (3) and after anisotropic etching in KOH/IPA of polished Si (4) and as cut substrate (5).
face texturization. Applying acid etchants, the removal of ∼ 30-50 µm of Si reveals the characteristic surface morphology of isotropic etched monocrystalline substrates (Fig. 1d) . Moreover, acidic solutions can be advantageously used for multi-crystalline substrates, due to their isotropic etching behaviours [14] .
In Fig. 2 the reflectance spectra between 200 and 1200 nm wavelength are given as recorded by total hemispherical UV-NIR-reflectance measurements on the polished Si(100) surface (curve 1), and after isotropic etching of polished (curve 2) and as cut substrates (curve 3) compared to the anisotropic etch in KOH/IPA on polished (curve 4) and as cut (curve 5) surfaces, respectively. The sharp increase in reflectance at >1050 nm is the contribution of the wafer back-side. This can be easily calculated by using the n,k(lambda) dispersion spectrum of silicon and the reflectance formula for an optically thick (d lambda) plate. Silicon, forming this plate, is transparent at lambda >1050 nm and therefore both interfaces (front-side and back-side) contribute and result in an enhanced reflectance. Below 1050nm silicon is absorbing and therefore only the reflectance of the front surface is detected. This effect is used, e.g., for temperature measurements on both-side polished wafers where the bandedge position shifts with temperature [15] .
Alkaline etchants, e.g. KOH-IPA, provide highly textured surfaces on Si(100) substrates by anisotropic etching. The texturization in acid solution yields a roughened surface by isotropic etching that exhibits less light absorption than the texturization obtained applying the alkaline process. For both etching procedures, the reflectance spectra of the etched initially polished surfaces (curves 2,4) and the etched as-cut wafer surfaces (curves 3,5) are lying closely together. This indicates that in principle both etching processes can be successfully applied in the manufacturing of PV cells based on mono-crystalline silicon also on as-cut Si substrates.
Determination of the energetic distribution of preparation-induced interface state densities on textured substrates
The fabrication of efficient silicon solar cells with minimized interface recombination losses, however, requires not only extremely clean and undamaged Si interfaces but also low densities of interface states. The relation between interface state densities and structural imperfections at silicon surfaces has been intensively investigated, because the reduction of their densities is a main problem in the microelectronic device technology [16] . The determination of the interface state density D (E) by a pulsed field modulated SPV method was first described in 1968 by Heilig [17] . To determine the energetic distribution of the interface states D (E) a varying electric field perpendicular to the substrate surface was applied, which changes the surface potential Φ continuously as a function of the field voltage U F . Due to screening effects the influence of the field voltage U F on the surface potential Φ depends on the charge density per unit surface area Q [C/cm −2 ], trapped in interface states. A change in field voltage U F in this metal-insulter-semiconductor (MIS) system thus leads to a change in voltage drop at the insulator U and of the surface potential Φ S .
Charge neutrality
yields
for the charging due to a voltage change.
(Q : fixed charge density per unit surface area, Q : influenced charge density per unit surface area on the field electrode, Q : charge density per unit surface area in rechargeable interface states, Q : space charge density per unit surface area, : elementary charge). From the definitions of the interface state density
and of the insulator capacity
and from eq. 1-5 the following dependence is derived for the density of states as a function of the change in surface potential [18] :
Q i.e. the projection of the complete space charge onto the interface, is evaluated as a function of Φ by the space charge function F except for a constant (ε : static dielectric constant of silicon) as described in detail in [3] : was obtained after RCA cleaning + HF dip (Fig. 3, curve 1 ) due to the saw damage, shown in Fig. 1a . After the saw damage removal and isotropic texturization shown in Fig. 1d the subsequent RCA cleaning + HF dip results in a marginal lower value of D ∼ = 2×10 12 cm
( Fig. 3, curve 2) . By contrast, the anisotropic etching in KOH/IPA changes the initial surface orientation of the Si(100) substrate surface to Si(111) orientation on the well ordered pyramid facets as shown in Fig. 1c , and decreases the density of interface states to D ∼ = 1×10 12 cm
( Fig. 3, curve 4 ). However, high surface micro-roughness on both, as cut and textured surfaces, causes high values of D and the density of states near the band edges and in the lower part of the gap, i.e. closer to the valence band edge, which result in significantly narrowed D (E) distributions (Fig. 3, curve 1, 2) . These interface states result from stretched bonds and dangling bond defects on Si surface atoms of different stages of oxidation. The high (100) as-cut (1), after texturization by isotropic etch (2, 3) and by anisotropic etch of randomly distributed pyramids (4-6). Three types of final surface treatment were applied: (i) HF 1% subsequent to RCA treatment (HF dip) (1,2,5), (ii) NH 4 F 48% (4) and (iii) HF 1% subsequent to wet-chemical oxidation: hydrogen termination (HT) (3, 6) .
density of these states results from crystallographic defects which are localized in a small interlayer extended over only a few Å. The two steps of standard process, RCA I (APM: ammonia / hydrogen peroxide mixture) and RCA II (HPM: hydrochloric acid / hydrogen peroxide mixtures), have been confirmed to remove particles as well as organic and metallic surface contaminations effectively [9] . The rapid and irregular wet-chemical oxide growth, however, leads to a further increase of the interface microroughness between the silicon substrate and the remaining wet-chemical oxide layer [19] . Moreover, during the RCA I process, the development of the so-called light point defects as side effect of the decomposition of the H 2 O 2 solution was observed [20] . To avoid these effects, it is important to apply nonaggressive oxidizing solutions under controlled conditions to avoid an increase of interface roughness during the oxidation process.
According to our recently reported results [21] , the preparation-induced surface charge, surface state density D and interface recombination loss of charge carriers on textured p-type surfaces can be reduced by a special wet-chemical smoothing and H-termination process. Applying a special sequence of wet-chemical oxidation and oxide etching in HF containing solutions, the damaged surface region was removed and the microroughness of structured surfaces was reduced on the nmmeter scale. The application of optimized wet-chemical surface pre-treatment on p-type substrates with pyramidal light trapping structures enhanced the solar cell efficiency of amorphous-crystalline hetero-junction solar cells on ptype Si absorbers (ZnO/a-Si:H(n)/c-Si(p)/Al) from 17.4% (confirmed) [22] up to 18.4% [21] . Also on n-type substrates, textured by Si(111) pyramids, the high density of states in the lower part of the gap, measured after standard H-termination procedure [10] (Fig. 3, curve 4 ) and standard RCA + HF dip (Fig. 3 , curve 5), was markedly reduced utilising a special wetchemical oxidation process (Fig. 3, curve 6 ) [23] . Applying the same smoothing method on as-cut Si(100) substrates subsequent to the texturization by isotropic etching also a strong decrease of D was achieved (Fig. 3, curve 3 ). However, further improvement of wet-chemical passivation methods for n-type substrates is necessary to obtain the same significant reduction in preparation-induced states and recombination losses as achieved on p-type substrates [21] .
Monitoring of preparation-induced surface electronic properties by in-situ PL measurements
The recombination losses of charge carriers on Si interfaces are mainly controlled by surface charge and the density and energetic distribution of rechargeable states D (E) [24] . As recently reported, the texturization of polished silicon substrates by anisotropic etching leads to a strong increase of crystallographic surface irregularities, resulting in a high density of rechargeable states, resulting in high recombination losses on structured interfaces. The increase of surface recombination caused by anisotropic etching of pyramids was previously shown by SPV and PL measurements on p-type substrates [25] . To reduce the density of interface states, wet-chemical treatments are necessary to remove the damaged surface and to decrease the micro-roughness on the structured substrates. Wet-chemical smoothing and hydrogentermination procedures include two essential steps: the formation of a silicon/oxide interface by oxidising solutions and the subsequent removal of this wet-chemically prepared oxide layers by HF containing solutions. Therefore the preparation-induced micro-roughness and energetic distribution of surface states result from the course of two different chemical processes: the wet-chemical oxidation of the surface as well as the final etching of the silicon oxide layer and the underlying silicon substrate surface in HF containing solutions, respectively. The change of recombination behaviour during these wetchemical treatments was monitored by in-situ PL measurements using a dye laser: wavelength = 500 nm, pulse duration = 6 ns, pulse energy = 60 µJ. Fig. 4 shows the time dependence of PL intensities (I PL ) measured in-situ on n-type substrates: Si(111) (curves 1,2), Si(100) (curves 3,4), randomly distributed pyramids with Si(111) facets on textured surfaces (curves 5,6), during the oxide removal in HF (1%) subsequent to (i) the RCA process [9] 120°C (curves 2,4,6 ).
The PL intensity (I PL ) depends on the amount of absorbed photons and on the bulk properties. Therefore, a comparison between different samples has not been drawn, only an interpretation of I PL with time for the same sample using different pre-treatments and during etch-back of the very thin oxide layer. In this case, the surface finishing occurs on the nm range which has no significant impact on the absorption behaviour, since the µm scaled structures remain unchanged (see Fig. 1 ).
On all substrates, typically three phases can be distinguished which are correlated to the thinning of oxide (I), oxide removal and H-termination (II), and the etching attack of the H-terminated silicon surface (III). No change in I PL was observed during the initial phase of oxide etching. After an initial time, an increase of I PL occurred due to the removal of oxide induces defects, leading to the highest value of I PL , followed by a decrease in I PL caused by etching induces defects on the H-terminated surface. I PL is related to the band recombination of the light induced charge carriers generated by the dye laser pulse via the bandgap. At room temperature (RT), we are not able to distinguish between recombination of charge carriers via direct band-band or via donor level-band transition since the donor level is only about 30 meV below the conduction band. Typically, the PL spectra are broad at RT [25, 26] and therefore we measure I PL at 1130 nm (1.1 eV) which is the bandgap energy of Si. However, the change in I PL is due to defect formation (quenching by non-radiative recombination) or defect passivation (PL enhancement) [26] . The behaviour of I PL of p-type Si is similar to that of ntype Si [25] .
On polished Si(111) substrates, the maximum value of I PL , was reached after treatment time in HF (1%) of 180 s on both, RCA treated (Fig. 4, curve 1 ) and wet-chemically oxidized substrates (Fig. 4, curve 2 ). On polished Si(100) substrates faster reaction rates of oxide thinning (I) and oxide removal (II) were observed, so that the maximum value of I PL was already reached after treatment time in HF (1%) of 30 s on RCA treated (Fig. 4, curve 3 ) and of 20 sec on wet-chemically oxidized substrates (Fig. 4, curve  4) . The kinetics of oxide thinning (I) and oxide removal (II) on Si(100) substrates textured by anisotropic etching of pyramids with Si(111) facets (Fig. 4, curves 1,2 ) was found to be comparable to that of polished Si(111). The maximum value of I PL was already reached after treatment time in HF (1%) of 90 s on RCA treated (curve 5) and of 120 s on wet-chemically oxidized substrates (Fig. 4, curve 6 ). On all wet-chemical oxidized n-type substrates extended HF (1%) treatment times (III) lead to a decrease of I PL caused by etching induces dangling bond defects on the H-terminated surface. Particularly on textured surfaces a strong quenching of the I PL -due to a fast defect formation -was observed after complete removal of RCA (Fig. 4 , curve 5).
According to our recently reported results, a strong correlation between preparation-induced surface microroughness on the nm scale and density of interface states was observed. The large number of crystallographic defects on edges and step on the rough interface are assumed to be the result of faster etching attacks on RCA cleaned substrates with Si(111) pyramids (curve 5), compared wet-chemically smoothed Si(111) pyramids (curve 6), and to polished Si(111) and Si(100) substrates (Fig. 4 , curves 1…4).
Summarizing these results, it was shown that the HF 1% treatment time has to be carefully optimized for each kind of substrate and technology according to the steps of wetchemical process, oxide removal and surface roughening due to HF etching attacks.
Therefore, in order to minimize the densities of states and the related interface recombination losses D (E) on the resulting substrate surfaces, for all oxide removal processes the maximum value of I PL , the equivalent of the lowest density of recombination centers was taken to optimize the HF (1%) process times.
Investigations concerning the effect of optimized wetchemical surface pre-treatment were recently reported for (p) Si:H/(n) Si type cells (ZnO/a-Si:
, prepared on substrates with pyramidal light trapping structures and additionally inserted intrinsic a-Si:H buffer layers incorporated at the emitter and the back surface field (BSF). It was shown that the combination of special wet-chemical substrate pre-treatments and deposition of an intrinsic buffer layer at the a-Si:H/cSi interface can be utilized to optimize interface properties for (p)a-Si:H/ (n)c-Si hetero-junction solar cells [23] . As the wet-chemical substrate smoothing mainly enhances the fill factor FF and (i)a-Si:H inter-layers increase V through better passivation of the hetero-interface, a combination of both of them seems to be a promising approach towards optimized overall solar cell performances, while the degradation of fill factor seen at inclusion of (i)a-Si:H alone can be avoided by optimized wet-chemical pre-treatment.
Conclusion
The surface electronic properties of textured Si(100) substrates for solar cells application were found to be mainly influenced by two steps of surface treatment: first, the crystallographic surface configuration of light-trapping structures and second, the effectiveness of wet-chemical smoothing procedures for atomically flat and structured surface areas as well as the thorough removal of native and wet-chemical oxides. Alkaline etchants, e.g. KOH-IPA, provide highly textured surfaces on Si(100) by anisotropic etching. Up to now, the acid based texture etch yields a roughened surface by isotropic etching that exhibits less light absorption than the alkaline process but produce higher surface micro-roughness, resulting in high recombination losses. Further investigations are required to optimize the isotropic texturization process and subsequent wet-chemical treatments, to make it possible to combine saw damage removal and surface texturization.
It was shown that combined in-situ PL and ex-situ SPV measurements can be applied as a sensitive tool to analyze the preparation-induced densities of states on wetchemically treated silicon surface. Hereby, HF treatment times for each wet-chemical etching process were inves-tigated to complete native oxide removal and to avoid preparation-induced increase of surface micro-roughness. It was demonstrated that the optimized Si substrate surface state can be preserved and transferred into a recombination-poor a-Si:H/c-Si hetero-interface by soft a-Si:H deposition.
